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Abstract 
This paper presents a new Zero Voltage Switching (ZVS), non-isolated, boost converter for high 
voltage gain (greater than 10x) applications.  A coupled inductor and two capacitors are used to 
enlarge the voltage gain of the power converter, without the need for extreme PWM duty ratio. 
Compared to similar power converter topologies presented in the literature, an important advantage of 
the proposed power electronic converter is the reduced voltage stress on the semiconductor devices. In 
this paper, the principle of operation of the circuit is described in full detail.  Furthermore, 
experimental results, based on a 250W prototype power converter, are presented to validate the 
performance of the system. The proposed dc-dc power converter is particularly well suited to electrical 
vehicle and renewable energy applications, which typically have low input voltage and high output 
voltage requirements. 
I. INTRODUCTION  
Dc-dc boost converters are used to transfer power between low voltage sources to a higher dc bus. 
These converters are widely employed in applications such as uninterruptible power supplies UPS [1], 
Electric vehicles [2], photovoltaic systems [3], and high intensity discharge automotive headlamps [4]. 
In many modern applications, such as electric vehicle drives and grid connected PV systems, it is often 
necessary to achieve a stable steady state output voltage despite variation in the source voltage. 
Furthermore, the ratio of input voltage to output voltage can often be considerable. A conventional 
boost converter can be employed to increase the source voltage to the necessary voltage level required 
by the load.  However, the conventional boost converter must operate at extreme duty ratios to achieve 
high voltage gains. This is an undesirable operating point, since the output diode sustains short pulse, 
high amplitude, current pulses which result in severe reverse recovery losses. In addition, as the output 
voltage increases so must the voltage rating of the semiconductor switching device and at high duty 
ratios the conduction losses of the semiconductor device can make a more significant impact to the 
performance of the system.  Furthermore, as the duty cycle approaches unity, the converter may suffer 
poor dynamic response to system parameter changes and potential load variations [5]. 
 
To overcome these limitations of the conventional boost converter various high voltage gain, dc-dc 
converter topologies have been presented. One of the most widely chosen topologies is the isolated 
transformer coupled based converters [6, 7]. They are either current fed converters such as: current fed 
full and half bridges, dual boost and push full, or voltage fed converters such as: full bridge. The main 
drawback of this topology is volume increase of the magnetic component. Another approach for 
voltage gain improvement is switched capacitor/switched inductor converters [8, 9]. However, many 
switched capacitors cells are required to achieve high conversion ratio, which makes the circuit 
inherently complex. The major drawback of the switched inductor technique is the power device 
voltage stress is equal to the output voltage; again high voltage rated devices potentially cause 
significant conduction losses. Alternatively, a common technique is to use a coupled inductor to 
enlarge the voltage gain in non-isolated dc/dc converter [10, 11]. Coupled inductor boost converters 
can provide high voltage gain without extreme duty cycle operation, with a relatively simple topology. 
Consequently, they can reduce the switch voltage stress and allow the use of low voltage rated, high 
performance, semiconductor devices. Miniaturization of the power converter circuit is possible if they 
operate at higher switching frequency. Furthermore, soft switching performance of coupled inductor 
converters will typically enhance the efficiency in high power applications [10, 11].However, the main 
drawbacks of coupled inductor converters typically include severe voltage spikes across the switch 
due to leakage energy of the leakage inductance and large input current ripple. 
 
For this reason, this paper proposes a new boost dc-dc converter topology with the objective to 
achieve high voltage gain operation with a robust well regulated dc output voltage; whilst minimizing 
the semiconductor device stress typically observed in power converters of a similar type. To achieve 
this goal a high step up boost converter with coupled inductor and switched capacitors is adopted. 
Here, the two capacitors are charged in parallel by the coupled inductor and discharged in series to 
enlarge the voltage gain. Active clamping is employed to reduce the leakage energy of the leakage 
inductance and to realize zero voltage switching (ZVS) for all active devices. Importantly, this allows 
for low rated semiconductor devices to be used, which in turn helps to reduce conduction losses. Also, 
in the proposed circuit, the current falling rates of the diodes are alleviated by the leakage inductance 
of the coupled inductor. In the following, the operating principles of the proposed dc-dc converter are 
described in full detail. Experimental results from a 250 W prototype circuit are then presented to 
validate the advantageous performance and operation of the high voltage gain circuit. 
 
II. PROPOSED CONVERTER AND ANALYSIS 
A. Circuit Configuration and Description 
The proposed converter topology is shown in Fig. 1(a): it consists of four key elements which include 
the dc source, coupled inductor primary side, coupled inductor secondary side, and a dc output. In the 
proposed circuit, the coupled inductor is denoted as ܮ, and the primary and secondary windings of the 
coupled inductor are defined as ܮ௔ and ܮ௕ respectively. The primary winding ܮ௔ serves as a filter 
inductor (as in a conventional boost converter) and is coupled to the corresponding secondary 
windingܮ௕. The number of turns in the primary and secondary windings of the coupled inductor is 
represented by ݊ଵ ܽ݊݀ ݊ଶ, and the coupling reference denoted by ‘’*’’. The main switch of the 
converter is denoted by ܵ. An active clamp circuit is formed through clamping switch ܵ஼  and the 
clamp capacitor ܥ஼. Furthermore, a voltage multiplier cell is present and consists of the coupling 
inductor secondary winding  ܮ௕, the clamp switch ܵ஼, clamp capacitor ܥ஼ , regenerative diode ܦ௥ and 
the switched capacitor ܥ௠. ܦை and ܥை are the output diode and filter capacitor; ܴை denotes the output 
resistive load. 
      
 
Fig. 1: Proposed non-isolated high step up boost converter 
(a) Converter circuit diagram (b) equivalent circuit 
 
Fig. 1(b) shows the equivalent circuit of the proposed high step-up boost converter. The coupled 
inductor can be modeled as an ideal transformer with defined turns ratio, N. Considering an ideal 
transformer, the primary winding is in parallel with magnetizing inductor ܮ௠ and then in series with a 
leakage inductance ܮ௅௞ [10, 11]. The turns ratio and coupling coefficient, k, of the ideal transformer 
are expressed as  
ܰ ൌ ݊ଶ݊ଵ                                                                                                                                                                      ሺ1ሻ 
݇ ൌ ܮ௠ܮ௅௞ ൅ ܮ௠                                                                                                                                                         ሺ2ሻ 
ܥௌ denotes the parallel capacitor of the main switch ܵ (see Fig. 1b), including the parasitic capacitors 
of the main switch and the possible added parallel capacitor. ௜ܸ௡ and ைܸare the input and output 
voltages of the converter respectively. 
 
B. Proposed Converter Operational Analysis 
The proposed converter is designed to operate in continuous conduction mode (CCM). During steady 
state operation, the duty cycle ܦ is higher than 0.5. The gate signal of the clamp switch ܵ஼, is 
complimentary to that of main switch ܵ (see Fig. 1). The steady state waveform of the proposed 
converter is shown in Fig. 2. There are six stages in one switching cycle. For completeness, the 
equivalent circuit corresponding to each operational stage is shown in Fig. 3. 
 
 
Fig. 2: Theoretical steady state waveform of high voltage gain dc-dc converter 
 
Stage 1 [ݐ଴ െ ݐଵ]: Before ݐ଴ the main switch S1 is conducting, whilst the clamp switch ܵ஼, is turned 
off. Magnetizing inductance ܮ௠ is charged linearly by the input voltage source ௜ܸ௡. The regenerative 
diode ܦ௥ is reversed biased and the output diode ܦை is forward biased. During this time the clamp 
capacitor, the multiplier capacitor and the coupled inductor secondary winding are in series to enlarge 
the voltage gain. The magnetizing and leakage currents are 
݅௅௠ሺtሻ ൌ ܫL୫ሺݐ଴ሻ ൅ ௏೔೙௅೘ ሺݐ െ ݐ଴ሻ                                                                                                                           (3) 
݅௅௞ሺtሻ ൌ ݅௅௞ሺݐ଴ሻ ൅ ௜ܸ௡ 
െ ሺ ௢ܸ௨௧ െ ஼ܸ௠ െ ஼ܸ஼ሻ/ܰ
ܮ௅௞ ሺݐ െ ݐ଴ሻ                                                                           ሺ4ሻ 
Stage 2 [ݐଵ െ ݐଶ]: At time ݐଵ the main switch turns off, the parallel capacitor ܥௌ is charge by the 
leakage inductor current ݅௅௞. The parallel capacitor begins to resonate with leakage inductance ܮ௅௄ . 
Due to the fact that ݅௅௞ is relatively large and ܥௌ is small, the drain source voltage ݒௗ௦ of the main 
switch rises with constant slope from zero. The turn off losses of the main switch ܵ is reduced because 
of ܥௌ. ݒௗ௦ is given by 
ݒௗௌ  ൎ ூಽ಼ሺ௧భሻ஼ೞ ሺݐ െ ݐଵሻ                                                                                                                                       (5) 
Stage 3 [ݐଶ െ  ݐଷ]: At ݐଶ, the voltage across the main switch rises slightly higher than the clamp 
capacitor voltage which makes the antiparallel diode of the clamp switch to conduct. The gate signal 
of the clamp switch ܵ஼ can be applied to implement ZVS turn on whilst it antiparallel diode is 
conducting. ݒௗ௦ is clamped to ݒ஼஼ by the antiparallel diode of the clamp switch ܵ஼. The current flow 
through the clamp capacitor and the leakage inductance current decreases at approximately linear rate 
given by  
݅௅௄ሺtሻ െ ݅௅௄ሺݐଶሻ െ ௏಴಴௅ಽ಼ ሺݐ െ ݐଶሻ                                                                                                                        (6) 
Stage 4 [ݐଷ െ ݐସ]: the clamp switch ܵ஼ turns on with ZVS at time ݐଷ . The output diode becomes 
reversed biased and the diode ܦ௥ is forward biased. The energy stored in the magnetizing inductor ܮ௠ 
and leakage inductor ܮ௅௄ begins to transfer to clamp capacitor ܥ஼. The clamp capacitor ܥ஼, the 
switched capacitors  ܥ௠ are now charged in parallel by the input voltage source. A resonance is 
formed between the capacitors and leakage inductance. 
Stage 5 ሾݐସ െ ݐହሿ : the clamp switch ܵ஼ is turned off at ݐସ. The clamp capacitor, switched capacitor 
and leakage inductance stop resonating. A new resonance is formed by the leakage inductance and 
parallel capacitor of the main switch. The drain source voltage of main switch decreases with constant 
slope and that of clamp switch increases linearly from zero. ܥௌ  reduces the turn off  losses of the main 
switch. 
ݒௗௌ  ൎ ஼ܸ஼ ൅ ூಽ಼ሺ௧ఱሻ஼ೞ ሺݐ െ ݐସሻ                                                                                                                           (7) 
Stage 6 [ݐହ െ  ݐ଺]: at ݐହ the voltage across the parallel capacitor reduces to zero. Then the antiparallel 
diode of the main switch   begins to conduct. The gate signal of the main switch can be applied at this 
instant to implement ZVS turn on. After this a new switching cycle begins in the same fashion. 
 
     
     
     
 
Fig. 3: Operational stages equivalent circuits 
(a) Stage 1 ሾݐ଴ െ ݐଵሿ, (b) Stage 2 [ݐଵ െ  ݐଶሿ, (c) Stage 3 ሾݐଶ െ ݐଷሿ, (d) Stage 4 ሾݐଷ െ ݐସሿ, (e) Stage 5 
 ሾݐସ െ  ݐହሿ , (f)   Stage 6 ሾݐ5 െ  ݐ6ሿ. 
 
III. STEADY STATE CONVERTER ANALYSIS 
A. Voltage Gain 
Under ideal conditions, the coupled inductors are assumed to be well coupled and the leakage 
inductance is ignored. The power switch is ideal with zero conduction voltage drops. The voltage on 
the clamp capacitor, output capacitor and switched capacitor are considered to be constant. The 
voltage of the parallel capacitors is zero; when the main power switch is turned on, the magnetizing 
inductor is charged by the input voltage, and the voltage across the magnetizing inductor can be 
defined as 
௅ܸ௠ ൌ ୧ܸ୬                                                                                                                                                                   (8) 
The voltage across the secondary winding of the coupled inductor  
௅ܸ௕ ൌ ܰ ௅ܸ௠                                                                                                                                                              (9) 
During the same instant, the diode ܦ௥ is off and the output diode ܦை is on, the clamp capacitor and 
switched capacitor discharge in series, the power is transferred from the input to the output; the output 
voltage can be described by 
௢ܸ  ൌ ஼ܸ௠ ൅ ஼ܸ஼ ൅  ܰ ୧ܸ୬                                                                                                                                    ሺ10ሻ 
the voltage on the clamp capacitor is given by   
 ஼ܸ௖ ൌ ௗܸ௦  ൌ ௗܸ௦௖ ൌ ௜ܸ௡ሺ1 െ ܦሻ                                                                                                                          ሺ11ሻ 
Where ௗܸ௦௖ is the voltage across the clamp switch. At the instant when the main switch S turns off, the 
clamp switch turns on after some time delay and the clamp and switched capacitors are charged in 
parallel. The voltage across the switched capacitor is denoted as: 
஼ܸ௠ ൌ  ܰሺ ஼ܸ஼ െ ௜ܸ௡ሻ ൅ ஼ܸ஼                                                                                                                              ሺ12ሻ 
From (10), (11) and (12) the ideal voltage gain is given by  
 ܯ௜ௗ௘௔௟ ൌ ௢ܸ௜ܸ௡ ൌ
ܰ ൅ 2
ሺ1 െ ܦሻ                                                                                                                                   ሺ13ሻ 
It is evident from (13), that the proposed converter has the potential for high conversion ratio; through 
proper turns ratio design of the coupled inductor, there is a means of enlarging the voltage gain 
without resorting to extreme PWM duty ratio operation.  
 
In practice, it is impossible to achieve 100% coupling between the coupled inductor windings. From 
the steady state analysis in the previous section, the leakage inductance is responsible for realizing the 
ZVS for both main and clamp switches. Once the leakage inductance is considered the voltage gain is 
given by 
ܯ ൌ ௢ܸ
௜ܸ௡
ൌ ܰ ൅ 2ሺ1 െ ܦሻ ⋅ 
1
1 ൅ 2⋅ܳ⋅ܰଶ ܦଶ ൅ 2⋅ܳ⋅ܰଶ ሺ1 െ ܦሻଶ⁄⁄                                                                      ሺ14ሻ 
Where  ܳ ൌ ܮ௅௄ ௌ݂  ܴ௢⁄  and ௌ݂is the switching frequency and  ܴ௢ is the load resistor. According to 
(14), it can be concluded that the voltage gain is related to the switching frequency ௦݂, load resistor ܴ௢, 
and the leakage inductance ܮ௅௞, in addition to the turns ratio of the coupled inductors and the duty 
cycle ܦ. The characteristic curve relating the voltage gain to the duty cycle for a given leakage 
inductance is shown in Fig. 4. With turns ratio N equal to 2, it is evident that the leakage inductance 
degrades the voltage conversion ratio; hence confirming the need for good quality inductor design.  
 
 
 
Fig. 4: Effect of leakage inductance on power converter voltage gain 
 
B. Voltage and Current Stress Analysis 
To simplify the voltage and current stress analysis on the converter devices, the voltage ripple on the 
capacitors may be ignored. The voltage stress on main and clamp switches are given by 
 ௗܸ௦ ൌ ௗܸ௦ୡ ൌ ௜ܸ௡ሺ1 െ ܦሻ                                                                                                                                                          ሺ15ሻ 
The voltage stress of the main and clamp switches in terms of output voltage and coupled inductor 
turns ratio can be expressed as 
 ௗܸ௦ ൌ ௗܸ௦௖ ൌ  ௢ܸ௨௧ܰ ൅ 2                                                                                                                                                             ሺ16ሻ 
Clearly, the voltage stress of the main and clamp switches reduce as the turns ratio increases. Note, the 
switch voltage stress is not dependent on the duty cycle and the input voltage. Provided the output 
voltage and the turns ratio remains fixed, the maximum voltage across the switch will remain constant. 
The voltage stress of the output diode ܦைand the regenerative diode ܦ௥  is the same and increases as the 
turns ratio of the coupled inductor increases, however, it is always lower than the output voltage and is 
expressed as: 
஽ܸை ൌ ஽ܸ௥ ൌ ைܸ െ ஼ܸ஼ ൌ
ሺܰ ൅ 1ሻ ௜ܸ௡
ሺ1 െ ܦሻ                                                                                                             ሺ17ሻ 
The RMS current of main and clamp switch is given by 
ܫோெௌିௌ ൌ
ሺܰ ൅ 2ሻܫ௢௨௧
ሺ1 െ ܦሻ ඨܦ ൅
2ܰሺ1 െ ܦሻ
ሺܰ ൅ 2ሻ ൅
4ܰଶሺ1 െ ܦሻଶ
3ܦሺܰ ൅ 2ሻଶ                                                                        ሺ18ሻ 
ܫோெௌିௌ஼ ൌ ܫ௜௡ඨ
4ܰଶሺ1 െ ܦሻ
3ሺܰ ൅ 2ሻଶܦଶ െ
ሺ2ܰ ൅ ܦ െ ܰܦሻሺܰ െ 1ሻሺ1 െ ܦሻ
ܦሺܰ ൅ 2ሻଶ                                                          ሺ19ሻ 
 
C. Performance Comparison 
In order to better appreciate the advantages of the proposed topology, a performance comparison is 
made between coupled inductor boost converter with buck-boost active clamp [10], active clamp 
coupled inductor converter with extended voltage doubler cell [11], and the converter proposed here. 
As shown in Table I, the proposed converter can realize the same or higher voltage conversion ratio 
with a lower turns ratio of the coupled inductor, when compared to the other two topologies. Lower 
turns ratio reduces the copper loss. With regards to the output diode voltage stress, the output diode 
voltage stress in the buck-boost converter [10] is higher than the output voltage, and the rectifier 
reverse recovery losses will be significant. In case of the power converter in [11], the voltage stress of 
the diode is the same as the output voltage. However, in the proposed topology the diode voltage stress 
is always less than the output voltage, and this has the advantage of reducing the diode reverse 
recovery losses in high power applications. It is worth mentioning that the proposed converter does not 
require any start up circuitry. However, a start-up process is recommended in [11] to limit the inrush 
current. 
 
Table I: Performance comparison between Converter in [10], Converter in [11] and Proposed 
Converter. 
Topology Converter 
In [10] 
Converter 
In [11] 
Proposed 
Converter 
Active Switches 2 2 2 
Diodes 1 2 2 
 
Voltage gain 
ሺ1 ൅ ܰܦሻ
ሺ1 െ ܦሻ  
ሺ1 ൅ ܰሻ
ሺ1 െ ܦሻ 
ሺ2 ൅ ܰሻ
ሺ1 െ ܦሻ 
Voltage stress of 
main switch 
௢ܸ௨௧
ሺ1 ൅ ܰܦሻ 
௢ܸ௨௧
1 ൅ ܰ 
௢ܸ௨௧
2 ൅ ܰ 
Voltage stress of 
output rectifier 
ሺ1 ൅ ܰሻ ௢ܸ௨௧
ሺ1 ൅ ܰܦሻ  
௢ܸ௨௧ ሺ1 ൅ ܰሻ ௢ܸ௨௧
ሺ2 ൅ ܰሻ
Soft switching ZVS ZVS ZVS 
Switching Losses Low Low Low 
 
 
IV. DESIGN CONSIDERATION 
A. Turns Ratio Selection 
The key design step is to choose the coupled inductor turns ratio from (20), because it determines the 
duty cycle, power device current and voltage requirements 
 ܰ ൌ ைܸሺ1 െ ܦሻ
௜ܸ௡
െ 2                                                                                                                                            ሺ20ሻ 
B. Magnetizing Inductor Design 
The peak value of the magnetizing inductor current is given by (21), from which the magnetizing 
inductor can be designed by setting an acceptable current ripple. 
 ߂ܫ௅௠ ൌ ௜ܸ௡_௠௜௡
⋅ܦ
ܮ௠⋅ ௌ݂                                                                                                                                                ሺ21ሻ 
C. Leakage Inductor Design 
The leakage inductance is derived from (14) and expressed as 
  ܮ௅௄ ൑
ܴ଴ܦଶሺ1 െ ܦሻሾሺܰ ൅ 1ሻ െ ܯሺ1 െ ܦሻሿ
2ܰଶܯ ௦݂ሺ1 െ 2ܦ ൅ 2ܦଶሻ                                                                                               ሺ22ሻ 
D. Clamp and Switched Capacitors Selection 
They key design parameter is to suppress the ripple voltage on both the clamp and the switched 
capacitor to an acceptable range. A reasonable compromise for the clamp capacitor value is to select 
the closest value so that one half of the resonant period exceeds the maximum turn off time of the 
main switch [4]. This is given by  
 ܥ஼ ൒
ሺ1 െ ܦሻଶ
ߨଶܮ௅௄ ௦݂ଶ
                                                                                                                                                    ሺ23ሻ 
The switched capacitor serves as a voltage source in the converter. The relationship between the 
output current and the voltage ripple in the switched capacitor can be derived as 
 ܥ௠ ൌ
ܫ௢௨௧
߂ݒ஼ ௌ݂                                                                                                                                                          ሺ24ሻ 
Where ߂ݒ஼ is the voltage ripple on the switched- capacitor. 
E. Power Device Selection 
The power devices can be selected from (19) by considering an acceptable voltage and current 
margins 
 
V. EXPERIMENTAL RESULTS  
To verify the performance of the converter a 250 W prototype was implemented in the laboratory. The 
specifications are as follows: 
1. Dc input voltage Vin: 20 V 
2. Dc output voltage Vo: 190 V 
3. Output power Pout: 250 W 
4. Switching frequency fs: 50 KHz 
5. Mosfet switch S and Sc: FDP047AN08A0 
6. Diodes Do and Dr:MBR40250 G 
7. Coupled Inductor: Kool mu core, N=1:1.8, Lm=84 µH, LLk: 1.5 µH 
8. Capacitors: CC:4.7 µF, Cm:10 µF, Co:220µF 
Fig. 5 shows the experimental waveform of the proposed converter at full load with 20 V input 
voltage. The complimentary gate signals of the main, clamp switches and inductor current are shown 
in Fig. 5a. The duty ratio of the main switches is 0.67, which demonstrates that a modest duty cycle 
can be utilized. The clamp circuit performance is shown in Fig. 5b; the drain source voltage of the 
main and clamp switches are clamped at appropriately 60 V. It can be seen that when the main switch 
turns-off, the clamping capacitor begins to charge. The ZVS of the main and clamp switch are shown 
in Fig 5c,; the waveforms confirm the converter analysis described in Section III. The current and 
voltage waveforms of the output and regenerative diodes are shown in Fig 5d. This shows the ZCS 
turn off and the current falling rate of the diodes, hence minimal reverse recovery loss. It can also be 
observed that the voltage stress of the diodes is less than the output voltage of the converter, a key 
operational advantage of the proposed circuit. A maximum efficiency of 94.8% is recorded at 50 W 
and the lowest efficiency is 90% at 250 W. Note, this is only a laboratory prototype; improved 
coupling between the windings would have improved the efficiency performance of the circuit and the 
results demonstrate the importance of optimizing the characteristics of this component. 
 
        
                                    (a)                                                                         (b) 
        
                                   (c)                                                                          (d) 
Fig. 5:  Experimental waveforms 
VI. CONCLUSION  
This paper presents a new single phase, high gain, boost converter with coupled inductor and switched 
capacitor. This paper presents a full analysis of the circuit’s principle of operation. Experimental 
results presented from a 250 W prototype have demonstrated the effectiveness and efficiency of the 
proposed topology as a high gain step-up converter. In high step-up applications extreme duty cycle 
operation, switching losses, high switch voltage stresses and severe reverse recovery diode losses are 
the main limitations of conventional boost converter topologies. Therefore, it can be concluded that 
the key advantages of the proposed converter are: 
 
1. The voltage gain is easily enlarged by selecting the turns ratio of the coupled inductor. 
2. Semiconductor switch voltage stress is reduced; hence lower voltage rated devices can 
potentially be adopted to reduce conduction losses. 
3. ZVS soft switching performance is readily achieved for the main and clamp switches, further 
reducing losses in the circuit. 
4. The current falling rate of the output diode is alleviated by the leakage inductance of the 
coupled inductor. The output and regenerative diodes turn off softly, minimizing reverse 
recovery loss. 
5. The leakage energy of the coupled inductor is recycled to the output. 
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